Overview
(2026 Campus) NPU Physical Design Engineer
Responsible for physical design and development activities of MediaTek Ghz, AI processors and neural network DSP.
Responsibilities
- Involve in activities encompassing physical design and analysis of complex and timing-critical AI processors and neural network DSP.
Technical disciplines include synthesis, floor-planning, place and route, RC extraction, timing, power optimization and physical verification.
- Work closely with MediaTek colleagues in Taiwan and Singapore in implementation methodology co-development and flow deployment.
Qualifications
- Bachelor/Masters Degree in Electrical/Computer Engineering
- High-speed NPU/GPU/CPU Subsystem RTL integration experience or IP/Block/SoC design experience preferred.
Candidate with less than 5 years of relevant experience may be considered for junior position.
- Experience with Synopsys ICC2/FC (preferred) or Cadence Innovus tools from netlists to GDS
- Experience in high-speed processor implementation/power reduction flows and methodology from RTL to GDS (including synthesis, floor-planning, placement, CTS, routing, timing optimization, physical verification)
- Experience with power noise and reliability tools such as Redhawk and Voltus
- Experience with timing signoff tools such as PrimeTime and Tempus and timing closure tools such as Tweaker and PrimeClosure
- Knowledge of high-speed/low power IP and custom circuit design
- Good communication and scripting skills
Seniority level
Employment type
Job function
- Engineering and Information Technology
Industries
- Computer Hardware Manufacturing
- Semiconductor Manufacturing
- Wireless Services
#J-18808-Ljbffr