- Expertini Resume Scoring: Our Semantic Matching Algorithm evaluates your CV/Résumé before you apply for this job role: Principal/Senior Engineer, APTD CEM Advanced Packaging Die Level Technology Engineering.
Urgent! Principal/Senior Engineer, APTD CEM - Advanced Packaging Die Level Technology Engineering Job Opening In Singapore, Singapore – Now Hiring Micron
Our vision is to transform how the world uses information to enrich life for all.
Join an inclusive team passionate about one thing: using their expertise in the relentless pursuit of innovation for customers and partners.
The solutions we build help make everything from virtual reality experiences to breakthroughs in neural networks possible.
We do it all while committing to integrity, sustainability, and giving back to our communities.
Because doing so can fuel the very innovation we are pursuing.
Micron’s vision is to transform how the world uses information to enrich lifefor all.Join a world-class global team focused on one thing: using our expertise in the relentless pursuit of innovation to enable high value technology driven solutions for customers and partners.
The solutions we create help make everything from virtual reality experiences to breakthroughs in supercomputing and artificial intelligence possible.
We do it all while committing to integrity, sustainability, and giving back to our communities.
Because doing so can spark the very innovation we are pursuing.
We are currently experiencing a ground-breaking period in artificial intelligence (AI), where AI is anticipated to become an integral component of daily life.
This proliferation is being fueled by advances in memory and compute technologies.
High bandwidth memory (HBM) is at the forefront of these innovations.
Micron’s Advanced Packaging Technology Development (APTD) is responsible to deliver package development for high performance memory products and transfer to manufacturing.
Your responsibilities include but are not limited to developing and enabling deployment of assembly processes for advanced packaging technologies to meet performance, cost, manufacturability, quality, reliability and schedule requirements.
You will have opportunity to work with peers and partners across organizations to coordinate the development and launch of new technologies and integration flows for solutions that drive the future.
Key responsibilities and duties include:
Process Development:
Develop and optimize assembly processes for advanced packaging technologies, including wafer-level packaging and die stacking Chip on Wafer, Chip to Wafer.
Focus on improving product quality, driving yield improvements, reducing costs, and enhancing productivity
Establish and improve process management projects to deliver technology node requirements
Equipment and Materials:
Evaluate and promote new equipment and materials to enhance process capabilities
Set up process parameters for a variety of semiconductor equipment
Evaluate, promote, and plan for new equipment and materials
Quality Improvement:
Ensure defense coverage through process, measurement, inspection, and testing
Establish correlations between defense mechanisms to identify improvement opportunities
Conduct continuous data analysis to establish advanced controls and identify improvement opportunities
Collaboration and Coordination:
Work closely with internal and external stakeholders to build and execute technology development strategies aligned with organizational and business objectives
Work closely with various teams, including the Package Integration, Assembly Engineering, Front End Wafer Fab, Assembly/Test Engineering, Product Engineering, and Global Quality, to integrate manufacturing processes for optimal performance and quality control
Ensure smooth transition from new product development, qualification, small volume production to high volume production
Provide Process Of Record (POR) and Model Of Record (MOR) documentation for product transfer to production High Volume Manufacturing Fabrication facilities
Requirements
(or equivalent education) in Materials Science, Chemical Engineering, Electrical Engineering, Mechanical Engineering, Physics, or other related technical fields
2 or more years of semiconductor process development or equipment evaluation in semiconductor, preferably in wafer bonding, die stacking and packaging field
Proficiency in Python, R, SQL for statistical analysis, process modeling, and data analytics.
Experience with Visual Basic for automation and tool integration.
Familiarity with E3, FDC (Fault Detection and Classification), and RMS (Recipe Management System) for equipment and process control.
Strong data analytics capabilities to support SPC, DOE, defect analysis, and dashboarding.
Strong understanding of process flows, process interactions, and how process changes can affect yield, performance, and reliability
Tenacity to work effectively under timelines and limited resources
Consistent track record to solve problems and address root causes
✨ Smart • Intelligent • Private • Secure
Practice for Any Interview Q&A (AI Enabled)
Predict interview Q&A (AI Supported)
Mock interview trainer (AI Supported)
Ace behavioral interviews (AI Powered)
Record interview questions (Confidential)
Master your interviews
Track your answers (Confidential)
Schedule your applications (Confidential)
Create perfect cover letters (AI Supported)
Analyze your resume (NLP Supported)
ATS compatibility check (AI Supported)
Optimize your applications (AI Supported)
O*NET Supported
O*NET Supported
O*NET Supported
O*NET Supported
O*NET Supported
European Union Recommended
Institution Recommended
Institution Recommended
Researcher Recommended
IT Savvy Recommended
Trades Recommended
O*NET Supported
Artist Recommended
Researchers Recommended
Create your account
Access your account
Create your professional profile
Preview your profile
Your saved opportunities
Reviews you've given
Companies you follow
Discover employers
O*NET Supported
Common questions answered
Help for job seekers
How matching works
Customized job suggestions
Fast application process
Manage alert settings
Understanding alerts
How we match resumes
Professional branding guide
Increase your visibility
Get verified status
Learn about our AI
How ATS ranks you
AI-powered matching
Join thousands of professionals who've advanced their careers with our platform
Unlock Your Principal Senior Potential: Insight & Career Growth Guide
Real-time Principal Senior Jobs Trends in Singapore, Singapore (Graphical Representation)
Explore profound insights with Expertini's real-time, in-depth analysis, showcased through the graph below. This graph displays the job market trends for Principal Senior in Singapore, Singapore using a bar chart to represent the number of jobs available and a trend line to illustrate the trend over time. Specifically, the graph shows 31238 jobs in Singapore and 27648 jobs in Singapore. This comprehensive analysis highlights market share and opportunities for professionals in Principal Senior roles. These dynamic trends provide a better understanding of the job market landscape in these regions.
Great news! Micron is currently hiring and seeking a Principal/Senior Engineer, APTD CEM Advanced Packaging Die Level Technology Engineering to join their team. Feel free to download the job details.
Wait no longer! Are you also interested in exploring similar jobs? Search now: Principal/Senior Engineer, APTD CEM Advanced Packaging Die Level Technology Engineering Jobs Singapore.
An organization's rules and standards set how people should be treated in the office and how different situations should be handled. The work culture at Micron adheres to the cultural norms as outlined by Expertini.
The fundamental ethical values are:The average salary range for a Principal/Senior Engineer, APTD CEM Advanced Packaging Die Level Technology Engineering Jobs Singapore varies, but the pay scale is rated "Standard" in Singapore. Salary levels may vary depending on your industry, experience, and skills. It's essential to research and negotiate effectively. We advise reading the full job specification before proceeding with the application to understand the salary package.
Key qualifications for Principal/Senior Engineer, APTD CEM Advanced Packaging Die Level Technology Engineering typically include Engineers and a list of qualifications and expertise as mentioned in the job specification. Be sure to check the specific job listing for detailed requirements and qualifications.
To improve your chances of getting hired for Principal/Senior Engineer, APTD CEM Advanced Packaging Die Level Technology Engineering, consider enhancing your skills. Check your CV/Résumé Score with our free Resume Scoring Tool. We have an in-built Resume Scoring tool that gives you the matching score for each job based on your CV/Résumé once it is uploaded. This can help you align your CV/Résumé according to the job requirements and enhance your skills if needed.
Here are some tips to help you prepare for and ace your job interview:
Before the Interview:To prepare for your Principal/Senior Engineer, APTD CEM Advanced Packaging Die Level Technology Engineering interview at Micron, research the company, understand the job requirements, and practice common interview questions.
Highlight your leadership skills, achievements, and strategic thinking abilities. Be prepared to discuss your experience with HR, including your approach to meeting targets as a team player. Additionally, review the Micron's products or services and be prepared to discuss how you can contribute to their success.
By following these tips, you can increase your chances of making a positive impression and landing the job!
Setting up job alerts for Principal/Senior Engineer, APTD CEM Advanced Packaging Die Level Technology Engineering is easy with Singapore Jobs Expertini. Simply visit our job alerts page here, enter your preferred job title and location, and choose how often you want to receive notifications. You'll get the latest job openings sent directly to your email for FREE!