Semiconductor Design Verification Engineer (SOC/IP)

In this position, the individual thoroughly understands digital design specs of various IP blocks and SoC architecture definition.

Develop detailed module level and SoC level test plans for all the functional features, based on the design spec.

Develop ASIC verification environment including all the respective components such as stimulus, checkers, assertions, monitors and scoreboards.

Develop directed and constrain-random verification functional tests and simulate using EDA tools to verify functional spec is working.

Execute verification plans, including design bring-up, DV bring-up, regression enabling for all the features.

Collaborate with digital design team to debug functional testcases and deliver functionally correct designs.

The ideal individual must have proven ability to achieve results in a fast moving, dynamic environment.

Job Requirements

• Bachelor/Masters in Electronics/Electrical Engineering.
  
  
• Level of Expertise: Entry Level to 5+ year of SOC/IP verification skills.
  
  
• Strong communication, analytical and documentation skills and ability to interface with other groups.
  
  
• Strong VLSI functional verification experience, preferably with exposure to complex, high speed custom VLSI products.
  
  
• Strong hardware functional verification language and Object-oriented language development skill.
  
  Prefer with System Verilog/ UVM experience.
  
  
• Familiar with ASIC verification methodology, tools, and development flow.
  
  
• Working experience or familiar with Ethernet L2/L3 switch/router, SOC, AMBA bus, high-speed IO (USB-2/3/4, PCIe gen2/3/4/5, MIPI CSI-2/DSI-2 and SATA), Flash controller, or CPU peripherals, AMBA bus and SOC system controller.