Responsibilities
Lead the microarchitecture definition for whole System on Chips and complex IPs in close collaboration with the architecture team
Lead the front-end design activities for the integration of complex System on Chips
Ensure area, performance and power targets are reached by defining best-in-class architectures and methodologies
Own pre-silicon RTL coding of block, IP and top-level SOC integration
Develop reusable RTL code, using generic and modular coding style
Contribute to verification plan from specification and in coordination with architects
Collaborate with various VLSI leads on timing constraints, testability and insertion of low power structures such as power gating, isolation and retention sequential elements
Own linting, CDC, RDC and collaborate with Verification and Physical Design teams
Contribute to methodology flows updates and improvements
Qualifications
Bachelor Degree or Master's in Electronics Engineering with 15 years and above of experience
Expert in VHDL and Verilog coding, front-end design using best-in-class methodology and micro-architecture
Experience developing multi-million gate IP and integrating heterogeneous complex SoCs, including analog and mixed-signal IP
Deep experience in driving SOC and IP micro-architecture specification
Familiar with hardware-software partitioning, multi-CPU and multi-core architecture
Deep knowledge and understanding of NoC and multi-layer complex interconnect systems
Solid knowledge of DFT concepts, physical and timing constraints requirements
Solid verification skills in problem solving, constrained random testing and debugging
Expertise with code linting tools and static code checkers such as SpyGlass, Real Intent
Expertise in IP-XACT, connectivity checks, register interfaces and RTL assembly tools
Experience of working with ARM and ARM ecosystem, SERDES systems, communication peripherals (UART, I2C, SPI), power management is a plus
Experience in WiFi/DOCSIS/Ethernet/DSP/DDR is a plus
Strong team player and communicator
Company Overview
MaxLinear is a global, NASDAQ-traded company (MXL) where the entrepreneurial spirit is alive and well.
We are a fabless system-on-chip product company, striving to improve the world’s communication networks through our highly integrated RF, analog, digital, and mixed-signal semiconductor solutions for access and connectivity, wired and wireless infrastructure, and industrial and multi-market applications.
We hire the best people in the industry and engage them in exciting opportunities that connect the world we live in today.
Our growth has come from innovative, bold approaches to solving challenging communication technology problems.
Our headquarters are in Carlsbad, near San Diego, California, with major design centers in Irvine and San Jose (CA), Valencia (Spain), Bangalore (India), Munich (Germany), Israel, and Singapore.
We have approximately 1,200 employees with engineering backgrounds, including many master's and Ph.D. graduates from premier universities.
Location
Singapore, Singapore (global design centers may apply)
#J-18808-Ljbffr