• Expertini Resume Scoring: Our Semantic Matching Algorithm evaluates your CV/Résumé before you apply for this job role.
Singapore Jobs Expertini

Senior Staff/Staff Design Verification Engineer Job Opening In Singapore, Singapore – Now Hiring Silicon Labs


Job description

Silicon Labs (NASDAQ: SLAB) is the leading innovator in low-power wireless connectivity, building embedded technology that connects devices and improves lives.

Merging cutting-edge technology into the world’s most highly integrated SoCs, Silicon Labs provides device makers the solutions, support, and ecosystems needed to create advanced edge connectivity applications.

Headquartered in Austin, Texas, Silicon Labs has operations in over 16 countries and is the trusted partner for innovative solutions in the smart home, industrial IoT, and smart cities markets.

Learn more at .**Meet the Team**
The IoT Digital team is a state-of-art IC design team focused on producing world-class Wireless MCU SoCs. The architecture specification, design, verification, and implementation of the Wireless MCU SoCs is the responsibility of the IoT Digital team.

These SoCs include an embedded CPU system with analog and digital peripherals, advanced security, state-of-the-art power management, and best-in-class radios to support a wide range of wireless IoT applications and standards.As a Design Verification Engineer, you will be responsible for ensuring the correctness and functionality of complex digital designs, particularly those involving analog and mixed-signal components.

Your expertise in cosimulation will play a crucial role in verifying interactions between digital and analog blocks.

Below are the key responsibilities and qualifications for this role: **Duties & Responsibilities:*** Digital AMS Cosimulation:* Develop and maintain a cosimulation environment that allows seamless verification between digital RTL (Register Transfer Level) modules and analog/mixed-signal models (SV, Verilog A, VAMS, C/C++) or spices netlist.* Verify interactions, data exchange, and communication between these different representations of the design.* Testbench Development:* Create System Verilog-based VMM/UVM test benches for digital components.* Specify testbench requirements and coverage plans.* Implement constrained-random sequences, agents, and environments using UVM.* Complex Verification Environments:* Build and maintain complex and reusable verification environments using methodologies such as UVM and SystemVerilog (SV).* Write comprehensive test plans and create test benches to execute those plans.* Analyze coverage metrics, identify, and address test bench gaps, and run regressions.* File bug reports as needed.

**Qualifications:**Education: A relevant degree, such as a Master’s or Bachelor’s Degree in Computer Science, Electrical Engineering, Computer Engineering, or related fields.Skills:* Proficiency in System Verilog,
Assertion-based Formal Verification and UVM.* Familiarity with Verilog, Verilog A, C, and TCL* Knowledge of industry-standard interfaces.* Tools proficiency in Xcelium, Spectre, Questasim, Symphony* Scripting skills in languages like Python or Perl is a plus**Experience:**Ideally, 10-15 years of industry experience.**Benefits & Perks:**
*You can look forward to the following benefits:** Employee Stock Purchase Plan (ESPP)* Insurance plans with Outpatient cover* Flexible work policy#LI-Hybrid#LI-DK1*Silicon Labs is an equal opportunity employer and values the diversity of our employees.

Employment decisions are made on the basis of qualifications and job-related criteria without regard to race, religion, color, national origin, gender, sexual orientation, age, marital status, veteran status, or disability status, or any other characteristic protected by applicable law.*At Silicon Labs, we hire and empower great talent to achieve their full potential.

By offering challenging projects, technical mentorship, and continuous learning opportunities, we ensure our employees thrive at every stage of their careers.

Here, you’ll work alongside some of the industry’s brightest minds, tackling complex problems that deepen your expertise and expand your horizons.

Whether you’re building new skills or shaping your career path, we’re dedicated to supporting your growth and celebrating your success every step of the way.


#J-18808-Ljbffr

Required Skill Profession

Other General


  • Job Details

Related Jobs

Ambiq Micro Inc hiring Staff Engineer, Design Verification Job in Singapore
Ambiq Micro Inc
Singapore
RRECRUITER PTE. LTD. hiring Staff/Senior/ Engineer - IC Design Verification Job in Singapore
RRECRUITER PTE. LTD.
Singapore
OmniVision Technologies Singapore Pte. Ltd. hiring (Sr./Staff) Design Verification Engineer Job in Singapore
OmniVision Technologies Singapore Pte. Ltd.
Singapore
OmniVision Technologies Singapore Pte. Ltd. hiring (Sr./Staff) Design Verification Engineer Job in Singapore
OmniVision Technologies Singapore Pte. Ltd.
Singapore
OmniVision Technologies Singapore Pte. Ltd. hiring (Sr./Staff) Design Verification Engineer Job in Singapore
OmniVision Technologies Singapore Pte. Ltd.
Singapore
MediaTek hiring Senior/Staff Engineer, Technical Manager (Design Verification) Job in singapore, singapore, singapore, singapore, Singapore
MediaTek
singapore, singapore, singapore, singapore, Singapore
SEARCH STAFFING SERVICES PTE. LTD hiring Staff / Senior Engineer, Design Verification (SystemVerilog/UVM) Job in Central Singapore Community Development Council, SG.01, Singapore
SEARCH STAFFING SERVICES PTE. LTD
Central Singapore Community Development Council, SG.01, Singapore
Silicon Labs hiring Senior Staff Design Engineer Job in Singapore
Silicon Labs
Singapore
OMNIVISION hiring (Staff/Sr. Staff) NPU Design Engineer Job in singapore, singapore, singapore, singapore, Singapore
OMNIVISION
singapore, singapore, singapore, singapore, Singapore
Mediatek Singapore Pte. Ltd. hiring Senior / Staff Physical Design Engineer Job in Singapore
Mediatek Singapore Pte. Ltd.
Singapore

Unlock Your Senior Staff Potential: Insight & Career Growth Guide


Real-time Senior Staff Jobs Trends (Graphical Representation)

Explore profound insights with Expertini's real-time, in-depth analysis, showcased through the graph here. Uncover the dynamic job market trends for Senior Staff in Singapore, Singapore, highlighting market share and opportunities for professionals in Senior Staff roles.

31180 Jobs in Singapore
31180
27721 Jobs in Singapore
27721
Download Senior Staff Jobs Trends in Singapore and Singapore

Are You Looking for Senior Staff/Staff Design Verification Engineer Job?

Great news! is currently hiring and seeking a Senior Staff/Staff Design Verification Engineer to join their team. Feel free to download the job details.

Wait no longer! Are you also interested in exploring similar jobs? Search now: .

The Work Culture

An organization's rules and standards set how people should be treated in the office and how different situations should be handled. The work culture at Silicon Labs adheres to the cultural norms as outlined by Expertini.

The fundamental ethical values are:

1. Independence

2. Loyalty

3. Impartiapty

4. Integrity

5. Accountabipty

6. Respect for human rights

7. Obeying Singapore laws and regulations

What Is the Average Salary Range for Senior Staff/Staff Design Verification Engineer Positions?

The average salary range for a varies, but the pay scale is rated "Standard" in Singapore. Salary levels may vary depending on your industry, experience, and skills. It's essential to research and negotiate effectively. We advise reading the full job specification before proceeding with the application to understand the salary package.

What Are the Key Qualifications for Senior Staff/Staff Design Verification Engineer?

Key qualifications for Senior Staff/Staff Design Verification Engineer typically include Other General and a list of qualifications and expertise as mentioned in the job specification. The generic skills are mostly outlined by the . Be sure to check the specific job listing for detailed requirements and qualifications.

How Can I Improve My Chances of Getting Hired for Senior Staff/Staff Design Verification Engineer?

To improve your chances of getting hired for Senior Staff/Staff Design Verification Engineer, consider enhancing your skills. Check your CV/Résumé Score with our free Tool. We have an in-built Resume Scoring tool that gives you the matching score for each job based on your CV/Résumé once it is uploaded. This can help you align your CV/Résumé according to the job requirements and enhance your skills if needed.

Interview Tips for Senior Staff/Staff Design Verification Engineer Job Success

Silicon Labs interview tips for Senior Staff/Staff Design Verification Engineer

Here are some tips to help you prepare for and ace your Senior Staff/Staff Design Verification Engineer job interview:

Before the Interview:

Research: Learn about the Silicon Labs's mission, values, products, and the specific job requirements and get further information about

Other Openings

Practice: Prepare answers to common interview questions and rehearse using the STAR method (Situation, Task, Action, Result) to showcase your skills and experiences.

Dress Professionally: Choose attire appropriate for the company culture.

Prepare Questions: Show your interest by having thoughtful questions for the interviewer.

Plan Your Commute: Allow ample time to arrive on time and avoid feeling rushed.

During the Interview:

Be Punctual: Arrive on time to demonstrate professionalism and respect.

Make a Great First Impression: Greet the interviewer with a handshake, smile, and eye contact.

Confidence and Enthusiasm: Project a positive attitude and show your genuine interest in the opportunity.

Answer Thoughtfully: Listen carefully, take a moment to formulate clear and concise responses. Highlight relevant skills and experiences using the STAR method.

Ask Prepared Questions: Demonstrate curiosity and engagement with the role and company.

Follow Up: Send a thank-you email to the interviewer within 24 hours.

Additional Tips:

Be Yourself: Let your personality shine through while maintaining professionalism.

Be Honest: Don't exaggerate your skills or experience.

Be Positive: Focus on your strengths and accomplishments.

Body Language: Maintain good posture, avoid fidgeting, and make eye contact.

Turn Off Phone: Avoid distractions during the interview.

Final Thought:

To prepare for your Senior Staff/Staff Design Verification Engineer interview at Silicon Labs, research the company, understand the job requirements, and practice common interview questions.

Highlight your leadership skills, achievements, and strategic thinking abilities. Be prepared to discuss your experience with HR, including your approach to meeting targets as a team player. Additionally, review the Silicon Labs's products or services and be prepared to discuss how you can contribute to their success.

By following these tips, you can increase your chances of making a positive impression and landing the job!

How to Set Up Job Alerts for Senior Staff/Staff Design Verification Engineer Positions

Setting up job alerts for Senior Staff/Staff Design Verification Engineer is easy with Singapore Jobs Expertini. Simply visit our job alerts page here, enter your preferred job title and location, and choose how often you want to receive notifications. You'll get the latest job openings sent directly to your email for FREE!