Know ATS Score
CV/Résumé Score
  • Expertini Resume Scoring: Our Semantic Matching Algorithm evaluates your CV/Résumé before you apply for this job role: Staff / Senior Engineer, Design Verification (SystemVerilog/UVM).
Singapore Jobs Expertini

Urgent! Staff / Senior Engineer, Design Verification (SystemVerilog/UVM) Job Opening In Central Singapore Community Development Council – Now Hiring SEARCH STAFFING SERVICES PTE. LTD

Staff / Senior Engineer, Design Verification (SystemVerilog/UVM)



Job description

Our client is a leading startup in the semiconductor field and a leader in designing ultra low-power microprocessors.

The Singapore office houses the Regional Technology Design Center which will be driving the growth and innovation for its products.

R&D – Staff / Senior Engineer – Design Verification

Responsibilities:

  • Design and implement UVM-based testbenches and integrate third-party VIPs for SoC-level verification.

  • Develop drivers, monitors, and innovative test cases covering power, performance, and functionality.

  • Collaborate on gate-level simulations, FPGA bring-up, and automate verification workflows for efficiency.

Requirements:

  • Bachelor's/Master's in EE with 5–12 years in SoC/block-level verification and low-power designs.

  • Strong in SystemVerilog (UVM), C/C++, scripting (Python/Perl), and AMBA protocols (AXI/AHB/APB).

  • Experience with ARM SoCs, mixed-signal designs, and domains like AI edge, video, and audio preferred.

Interested applicants, kindly send in a copy of your updated resume in WORD document to stating your current and expected remuneration together with notice period required to current employer.

You can also contact Vincent Low for a confidential discussion at

EA Personnel Registration No: R


Required Skill Profession

Other General



Your Complete Job Search Toolkit

✨ Smart • Intelligent • Private • Secure

Start Using Our Tools

Join thousands of professionals who've advanced their careers with our platform

Rate or Report This Job
If you feel this job is inaccurate or spam kindly report to us using below form.
Please Note: This is NOT a job application form.


    Unlock Your Staff Senior Potential: Insight & Career Growth Guide


  • Real-time Staff Senior Jobs Trends in Central Singapore Community Development Council, Singapore (Graphical Representation)

    Explore profound insights with Expertini's real-time, in-depth analysis, showcased through the graph below. This graph displays the job market trends for Staff Senior in Central Singapore Community Development Council, Singapore using a bar chart to represent the number of jobs available and a trend line to illustrate the trend over time. Specifically, the graph shows 34585 jobs in Singapore and 32330 jobs in Central Singapore Community Development Council. This comprehensive analysis highlights market share and opportunities for professionals in Staff Senior roles. These dynamic trends provide a better understanding of the job market landscape in these regions.

  • Are You Looking for Staff / Senior Engineer, Design Verification (SystemVerilog/UVM) Job?

    Great news! is currently hiring and seeking a Staff / Senior Engineer, Design Verification (SystemVerilog/UVM) to join their team. Feel free to download the job details.

    Wait no longer! Are you also interested in exploring similar jobs? Search now: .

  • The Work Culture

    An organization's rules and standards set how people should be treated in the office and how different situations should be handled. The work culture at SEARCH STAFFING SERVICES PTE. LTD adheres to the cultural norms as outlined by Expertini.

    The fundamental ethical values are:
    • 1. Independence
    • 2. Loyalty
    • 3. Impartiality
    • 4. Integrity
    • 5. Accountability
    • 6. Respect for human rights
    • 7. Obeying Singapore laws and regulations
  • What Is the Average Salary Range for Staff / Senior Engineer, Design Verification (SystemVerilog/UVM) Positions?

    The average salary range for a varies, but the pay scale is rated "Standard" in Central Singapore Community Development Council. Salary levels may vary depending on your industry, experience, and skills. It's essential to research and negotiate effectively. We advise reading the full job specification before proceeding with the application to understand the salary package.

  • What Are the Key Qualifications for Staff / Senior Engineer, Design Verification (SystemVerilog/UVM)?

    Key qualifications for Staff / Senior Engineer, Design Verification (SystemVerilog/UVM) typically include Other General and a list of qualifications and expertise as mentioned in the job specification. Be sure to check the specific job listing for detailed requirements and qualifications.

  • How Can I Improve My Chances of Getting Hired for Staff / Senior Engineer, Design Verification (SystemVerilog/UVM)?

    To improve your chances of getting hired for Staff / Senior Engineer, Design Verification (SystemVerilog/UVM), consider enhancing your skills. Check your CV/Résumé Score with our free Tool. We have an in-built Resume Scoring tool that gives you the matching score for each job based on your CV/Résumé once it is uploaded. This can help you align your CV/Résumé according to the job requirements and enhance your skills if needed.

  • Interview Tips for Staff / Senior Engineer, Design Verification (SystemVerilog/UVM) Job Success
    SEARCH STAFFING SERVICES PTE. LTD interview tips for Staff / Senior Engineer, Design Verification (SystemVerilog/UVM)

    Here are some tips to help you prepare for and ace your job interview:

    Before the Interview:
    • Research: Learn about the SEARCH STAFFING SERVICES PTE. LTD's mission, values, products, and the specific job requirements and get further information about
    • Other Openings
    • Practice: Prepare answers to common interview questions and rehearse using the STAR method (Situation, Task, Action, Result) to showcase your skills and experiences.
    • Dress Professionally: Choose attire appropriate for the company culture.
    • Prepare Questions: Show your interest by having thoughtful questions for the interviewer.
    • Plan Your Commute: Allow ample time to arrive on time and avoid feeling rushed.
    During the Interview:
    • Be Punctual: Arrive on time to demonstrate professionalism and respect.
    • Make a Great First Impression: Greet the interviewer with a handshake, smile, and eye contact.
    • Confidence and Enthusiasm: Project a positive attitude and show your genuine interest in the opportunity.
    • Answer Thoughtfully: Listen carefully, take a moment to formulate clear and concise responses. Highlight relevant skills and experiences using the STAR method.
    • Ask Prepared Questions: Demonstrate curiosity and engagement with the role and company.
    • Follow Up: Send a thank-you email to the interviewer within 24 hours.
    Additional Tips:
    • Be Yourself: Let your personality shine through while maintaining professionalism.
    • Be Honest: Don't exaggerate your skills or experience.
    • Be Positive: Focus on your strengths and accomplishments.
    • Body Language: Maintain good posture, avoid fidgeting, and make eye contact.
    • Turn Off Phone: Avoid distractions during the interview.
    Final Thought:

    To prepare for your Staff / Senior Engineer, Design Verification (SystemVerilog/UVM) interview at SEARCH STAFFING SERVICES PTE. LTD, research the company, understand the job requirements, and practice common interview questions.

    Highlight your leadership skills, achievements, and strategic thinking abilities. Be prepared to discuss your experience with HR, including your approach to meeting targets as a team player. Additionally, review the SEARCH STAFFING SERVICES PTE. LTD's products or services and be prepared to discuss how you can contribute to their success.

    By following these tips, you can increase your chances of making a positive impression and landing the job!

  • How to Set Up Job Alerts for Staff / Senior Engineer, Design Verification (SystemVerilog/UVM) Positions

    Setting up job alerts for Staff / Senior Engineer, Design Verification (SystemVerilog/UVM) is easy with Singapore Jobs Expertini. Simply visit our job alerts page here, enter your preferred job title and location, and choose how often you want to receive notifications. You'll get the latest job openings sent directly to your email for FREE!