Hiring Top Semiconductor Engineers across APAC Region and Vietnam
SLT Test Program Development
• 2 – 3 years of relevant experience on at least one of these fields: System Level Test (SLT) / System Validation / Customer Reject Debug / System Level Yield Debug / System Level Characterization
• Understanding of modern computer architecture is required
• Experience skillset in debugging at System Level is a must
• Unix and Windows proficiency
• Java SE8 proficiency and Perl, Python, Unix shell scripting skills
• Knowledge in industry standards like PCIE, USB, JEDEC (DDR, GDDR, HBM), DisplayPort, HDMI is a strong plus
Working time:
Shift rotation 7AM-7PM, 7PM-7AM, work 4 days/week (7:00 to 7:00, alternating day and night every two weeks, with a 3 day work – 4 day rest - 4 day work - 3 day rest - week pattern)
Contact: Ms. Anna - WhatsApp:
Email:
Seniority level
Mid-Senior level
Employment type
Full-time
Job function
Semiconductor Manufacturing
Referrals increase your chances of interviewing at UST by 2x
Test Automation Developer (Based in Petaling Jaya)
We’re unlocking community knowledge in a new way.
Experts add insights directly into each article, started with the help of AI.
#J-18808-Ljbffr